Part Number Hot Search : 
M2302 MC78L 03K00 TORX180 STM6719 03F5916 PC2553 408RT
Product Description
Full Text Search
 

To Download Q67007-A5225GEG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 7 x 5 Video Matrix Switch
TDA 6920
1 1.1
q q q q q q q q q q q q q
Overview Features
Fast I2C Bus controlled (max. 400 kHz) Cascadable (2 bus addresses) 7 CVBS inputs, 5 outputs 3 inputs with clamp disable by bus 1 input selectable as Y-input (S-VHS) 1 additional C-input (S-VHS) Y+C operation for S-VHS selected by bus Fully ESD protected - 60 dB max. crosstalk at 5 MHz (P-DSO-28-1 only) Low operating voltage of 7.5 V 5 V operation is possible with reduced output signals of max. 2 Vpp 15 MHz minimum bandwidth Noise insensitive clamping inputs Low impedance off condition separate for each output Ordering Code Q67000-A5200 Q67007-A5225 GEG
P-DIP-18-5
P-DSO-28-1
Type TDA 6920 TDA 6920X 1.2
Package P-DIP-18-5 P-DSO-28-1
General Description
The TDA 6920 switches 7 video input sources to 5 outputs. Each output can be switched to only one input, but one input can be switched to all outputs. The C-input may be combined with one CVBS input as Y for Y+C (S-VHS) operation. Y+C operation is selected by bus. 1.3
q q q
Application
Television sets Satellite receivers Video mixing desks
Semiconductor Group
1
12.96
TDA 6920
1.4
Pin Configuration (top view)
P-DIP-18-5
P-DSO-28-1
Figure 1
Semiconductor Group
2
TDA 6920
1.5
Pin Definitions and Functions Pin No. Symbol GND IN1 GND IN2 GND IN3 GND IN4 GND IN5 Function Signal and power supply ground CVBS input 1 Signal and power supply ground CVBS input 2 Signal and power supply ground CVBS input 3 Signal and power supply ground CVBS input 4 Signal and power supply ground CVBS input 5 Reference Voltage for external use CVBS input 6 Power supply groung CVBS input 7 I2C-Bus clock I2C-Bus data Address selection CVBS output 5 Signal and power supply ground CVBS output 4 Signal and power supply ground CVBS output 3 Signal and power supply ground CVBS output 2 Signal and power supply ground CVBS output 1 Positive power supply voltage Separate color adding input for input 1 P-DSO-28-1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
P-DIP-18-5 - 2 - 3 - 4 - 5 - 6 - 7 9 8 10 11 12 13 - 14 - 15 - 16 - 17 18 1
VREF
IN6 GND IN7 SCL SDA ADDRESS OUT5 GND OUT4 GND OUT3 GND OUT2 GND OUT1
VCC
C
Semiconductor Group
3
TDA 6920
Overview 1.6 Pin Description In 2, 5, 6, 7 (CVBS input)
C (color input)
In 2, 3, 4 (CVBS input)
SCL, Address
Semiconductor Group
4
TDA 6920
Overview SDA Out 1-5 (CVBS output)
VREF (SO-28 only)
Semiconductor Group
5
TDA 6920
1.7
Functional Block Diagram
Figure 2 Block Diagram (P-DSO-28-1)
Semiconductor Group 6
TDA 6920
2
Functional Description
The main function of the IC is to switch 7 input video sources to 5 outputs. Each output can be switched to only one input. It is possible to have the same input connected to several outputs. 3 of the inputs can be used as non-clamping-input, switching is controlled by bus. The clamping function of the other 4 inputs can be overriden by external resistor divider. The other 4 inputs can be switched to non-clamping mode with external R/C network. All switching possibilities are controlled by the I2C Bus. All outputs can be switched to low impedance off condition by the I2C Bus. Driving 75 load requires external transistors for best performance. The recommended coupling capacitor at each input is 47 nF. Each clamping input requires a 75 (max. 500 ) termination resistor. Operation without or with a termination resistor greater than 500 causes malfunction of the new high performance clamping circuit. Unused inputs should be directly grounded. 6 x 8 bits are necessary to determine one complete configuration change. (1 addressbyte, 5 databytes) Minimum configuration change for 1 output needs 2 x 8 bit (1 addressbyte, 1 databyte). Power on reset state: all 5 outputs switched to input 1, all inputs clamped, Y+C off.
q
Address Selection (fast I2C Bus) 1st byte of transmisson (8 bit) Hex MSB 96 94 1001 1001 Binary LSB 0110 0100 Address Pin
VCC (min. 3 V)
GND
Semiconductor Group
7
TDA 6920
q
Data Mode Selections (fast I2C Bus) 2nd byte of transmission (8 bit) Output Selection (3 bit, bit 7 must always be 0) b7 b61) 0X 0X 0X 0X 0X 0X 0X 0X
1)
b5 b4 b3 000 001 010 011 100 101 110 111
b2 b1 b01) XXX XXX XXX XXX XXX XXX XXX XXX
Selected Output - not used OUT1 OUT2 OUT3 OUT4 OUT5 - not used - not used
..X = don't care
Input Selection Clamped (3 bit, bit 7 must always be 0) b7 b6 0X 00 00 00 00 0X 0X 0X
1)..X
b5 b4 b31) XXX XXX XXX XXX XXX XXX XXX XXX
b2 b1 b0 000 001 010 011 100 101 110 111
Selected Input Output off condition IN1 IN2 IN3 IN4 IN5 IN6 IN7
= don't care
Semiconductor Group
8
TDA 6920
q
Data Mode Selections (fast I2C Bus) continued 2nd byte of transmission (8 bit) Input Selection Non Clamped / Y+C (Y: always clamped. C: non clamped) (3 bit, bit 7 must always be 0) b7 b6 00 00 00 00 01 01 01 01
1)
b5 b4 b31) XXX XXX XXX XXX XXX XXX XXX XXX
b2 b1 b0 001 010 011 100 001 010 011 100
Selected input in1, (Y+C) off in2, clamp on in3, clamp on in4, clamp on in1, (Y+C) on in2, clamp off in3, clamp off in4, clamp off
X = don't care (if only input operation mode change is requested, b5, b4 b3 should be 0, 0, 0: no output configuration is changed.)
q
Bus Protocol (fast I2C Bus) Programming Example: SDA sequence
address 96H start condition MSB serial data stream 10 LSB ..... 1st data: output 4 connect to input 3 clamped mode output input
1001
0110
00
100
011
data: output 5 connect to input 1 (Y+C) ..... mode output input .....
last data: output 1 connect stop to input 4 not clamped condition mode output input
01
101
001
01
001
100
01
Semiconductor Group
9
TDA 6920
3 3.1
Electrical Characteristics Absolute Maximum Ratings Symbol Limit Values min. max. 14 5 3.5 0 V V mA V mA V V V kV C C K/W 0 0 Unit Test Condition
Parameter Supply voltage (VCC ) Reference voltage (P-DSO-28-1 only) Reference current (RLmin = 1 k) Output voltage Output current (RLmin = 500 ) Input voltage
VCC VREF IREF VOUT1 - OUT5 IOUT1 - OUT5
VCC
5
VC Input voltage VIN1 - IN7 SCL, SDA, address input VSDA, SCL,
voltage
Address
0 0 0 -6
VCC VCC VCC
6 150
ESD-voltage all pins HBM VESD (R = 1.5 k, C = 100 pF) Junction temperature Storage temperature Thermal resistance (system - air)
Tj Tstg Rth SA
- 40
125 75
Note: Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.
Semiconductor Group
10
TDA 6920
3.2
Operating Range Symbol Limit Values min. max. 13.2 V V 7.5 4.5 Unit Test Condition
Parameter Supply voltage Absolute minimum supply voltage (only usable with reduced output signals of max. 2 Vpp) Reference voltage (P-DSO-28-1 only)
VCC VCC
VREF
3.3
3.9 20 1.0 1.7 3.4 2.3 3.5 3.2 500 500 85
V MHz Vpp Vpp Vpp V V V kHz C
Video-input frequency range - IN IN1 - IN7, C 0 3 dB Video-input AC-voltage (color) VC Video-input AC-voltage (Y, CVBS) Video-output AC-voltage Input DC-voltage Input DC-voltage (clamping) Input DC-voltage (non clamping) Input source-impedance (clamping) I2C-Bus clock Ambient temperature during operation
VIN1 - IN7 VOUT1 - OUT5 VC 1.3 VIN1 - IN7 1.8 VIN2, 3, 4 1.5 RI IN1 - IN7
IN SDA, SCL 0 0 - 10
TA
Note: In the operating range the functions given in the circuit description are fulfilled.
Semiconductor Group
11
TDA 6920
3.3
DC Characteristics TA = 25 C, VCC = 8.5 V Symbol Limit Values min. typ. 42 3.4 3.6 1.8 0.8 1.0 1.8 1.8 0.33 2.4 2.4 0.1 6 0 0 3.0 0 0.2 0.2 0.3 0.4 0.6 0.4 1 2.0 max. 58 3.8 mA V V V mA V V A V V A mA V V V V V dependant on input frequency Unit Test Condition
Parameter
Total current consumption ICC Reference voltage (P-DSO-28-1 only) Output DC-voltage (clamping) Output DC-voltage (output off) Output current Input DC-voltage Input DC-voltage (clamping) Input current (clamping) Input DC-voltage (for ext. clamping override) Input DC-voltage (nonclamping, Bus controlled) Input current (SCL, SDA, address)
VREF VOUT1 - OUT5 VOUT1 - OUT5
RL = RL = VC, IN1 - IN7 = 0 Vpp VC, IN1 - IN7 = 0 Vpp VOUT = 2 V,
In = 0 Vpp
IOUT1 - OUT5 0.5 VC VIN1 - IN7 IIN1 - IN7 VIN1 - IN7 VIN2, 3, 4
VC = 0 Vpp VIN1 - IN7 = 0 Vpp IIN1 - IN7 = 0 Vpp VIN1 - IN7 = 0 Vpp VIN2, 3, 4 = 0 Vpp VSDA, SCL = 0 V VAddress = 0 V VSDA = 0.6 V ISDA = 3 mA sink ISDA = 3 mA sink
ISDA, SCL IAddress Output current (SDA) ISDA Output voltage low (SDA) VSDA VSDA SCL, SDA, address VSDA, SCL (96 hex) : high VAddress SCL, SDA, address VSDA, SCL (94 hex) : low VAddress SCL, SDA, address VSDA, SCL (hysteresis) VAddress
VCC
1.5 1
Semiconductor Group
12
TDA 6920
3.4
AC Characteristics TA = 25 C, VCC = 8.5 V Symbol Limit Values min. typ. 20 2.0 - 65 - 55 - 62 - 45 0.75 1 1 2 400 0.2 40 0 50 75 47 10 50 75 500 2.1 - 60 - 50 - 60 - 50 1 1.5 1.5 3 500 1 dB dB dB dB inputs 75 to GND inputs 500 to GND inputs 75 to GND inputs 500 to GND max. MHz - 3 dB point 15 1.9 Unit Test Condition
Parameter Video bandwidth Video gain Crosstalk (0 - 5 MHz) P-DSO-28-1 Crosstalk (0 - 5 MHz) P-DSO-28-1 Crosstalk (0 - 5 MHz) P-DIP-18-5 Crosstalk (0 - 5 MHz) P-DIP-18-5 Input AC-voltage
POUT/IN VOUT/IN A A A A
VC Input AC-voltage VIN1 - IN7 Input AC-voltage (sinus) VIN2, 3, 4
Output AC-voltage I2C-Bus clock Output linearity Input resistance (non-clamping) Input source-impedance (clamping) Input coupling-capacitor (clamping) Output dyn. impedance
Vpp sinus Vpp clamped Vpp non clamped Vpp kHz % k nF F CVBS-signal > 20 Hz Audiosignal
VOUT1 - OUT5
IN SDA, SCL
DGOUT1OUT5
RL =
RC, IN2, 3, 4 RIN1 - IN7 CIN1 - IN7 ROUT1 - OUT5
Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 C and the given supply voltage.
Semiconductor Group
13
TDA 6920
4
Test Circuits
Figure 3 Test Circuit (P-DSO-28-1)
Semiconductor Group 14
TDA 6920
Figure 4 Test Circuit (P-DIP-18-5)
Semiconductor Group
15
TDA 6920
5
Application Circuits
Figure 5 Application Circuit P-DSO-28-1 (clamping inputs)
Semiconductor Group 16
TDA 6920
Figure 6 Application Circuit P-DSO-28-1 (no clamping inputs with clamping overide)
Semiconductor Group
17
TDA 6920
Figure 7 Application Circuit (P-DIP-18-5)
Semiconductor Group
18
TDA 6920
6
Electrical Diagrams
Typical frequency response and crosstalk (simulated) for P-DSO-28-1 package
Conditions: VCC = 8.5 V, all outputs selected to one different input; response: the measured output has max. signal on the selected input; crosstalk: the measured output has no signal on the selected input, another input has max. signal
Semiconductor Group
19
TDA 6920
7
Package Outlines P-DIP-18-5 (Plastic Dual in-line Package)
P-DSO-28-1 (Plastic Dual Small Outline Package)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Semiconductor Group 20
Dimensions in mm
GPS05123
GPD05586


▲Up To Search▲   

 
Price & Availability of Q67007-A5225GEG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X